

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/644,133	08/20/2003	Chris P. Karamatas	BEA920030013US1	5334
61780 759 LAW OFFICES (00 01/16/2007 OF MICHAEL DRYJA	EXAMINER		
704 228TH AVE. NE # 694 SAMMAMISH, WA 98074			SPITTLE, MATTHEW D	
			ART UNIT	PAPER NUMBER
			2111	
SHORTENED STATUTORY P	ERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE	
3 MONTHS		01/16/2007	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		Application No.	Applicant(s)				
Office Action Summary		10/644,133	KARAMATAS ET AL.				
		Examiner	Art Unit				
		Matthew D. Spittle	2111				
Period fo	The MAILING DATE of this communication app or Reply	ears on the cover sheet with the c	orrespondence address				
WHIC - Exte after - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DANSIONS of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. O period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing ed patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communic D (35 U.S.C. § 133).				
Status	•						
1) 🏻	Responsive to communication(s) filed on 11/2/	2006					
2a)□	• • • • • • • • • • • • • • • • • • • •	action is non-final.					
3)	,		secution as to the mori	te ie			
٥/ا	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims	in parto gadylo, 1000 O.B. 11, 40	.0.0.210.				
		in the confication					
	Claim(s) <u>1-10,12-19 and 21-30</u> is/are pending i		•				
	4a) Of the above claim(s) is/are withdray	will from consideration.					
-	5) Claim(s) is/are allowed.						
7)	Claim(s) 1-10,12-19 and 21-30 is/are rejected.						
<i>'</i> —							
ا_ا(ه	are subject to restriction and/or	r election requirement.					
Applicati	on Papers						
9)[The specification is objected to by the Examine	r.					
10)	10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11)	The oath or declaration is objected to by the Ex			and the second second			
Priority ι	ınder 35 U.S.C. § 119						
12)	Acknowledgment is made of a claim for foreign	priority under 35 H.S.C. 8 119(a)	L(d) or (f)	٠			
	☐ All b)☐ Some * c)☐ None of:	priority ariaci 50 0.0.0. § 115(a)	-(u) or (i).				
-/1	· —	s have been received					
	1. Certified copies of the priority documents have been received.2. Certified copies of the priority documents have been received in Application No						
	3. Copies of the certified copies of the prior						
	application from the International Bureau		d in this National Stage	,			
* 5	* See the attached detailed Office action for a list of the certified copies not received.						
	and the state of t	o. and dominou dopied not receive	u .				
Attachmen	` '						
	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948)	4) 🔲 Interview Summary Paper No(s)/Mail Da					
	nation Disclosure Statement(s) (PTO/SB/08)	5) 🔲 Notice of Informal P					
Pape	r No(s)/Mail Date	6) Other:					

Application/Control Number: 10/644,133

Art Unit: 2111

DETAILED ACTION

Claims 1 - 10, 12 - 19, and 21 - 30 have been examined.

Claim Rejections - 35 USC § 101

5 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

Claims 16 and 21 are directed to non-statutory intangible embodiments. In view of Applicant's disclosure, paragraph 16 the medium is not limited to tangible embodiments, instead being defined as both tangible embodiments (e.g., [ROM, RAM, magnetic disk storage media, optical storage media, flash memory]) and intangible embodiments (e.g., [electrical, optical, acoustic, carrier waves, infrared signals, digital signals]). As such, the claim is not limited to statutory subject matter and is therefore non-statutory.

For claim 16, Examiner recommends revising it to read (in part):

"An article of manufacture comprising:

a computer-readable storage medium; and,

means in the medium, executed by a processor, for assigning interrupts..."

or

20

"...a computer-readable storage medium; and,

means in the medium for assigning, under processor control, interrupts..."

25 For claim 21, Examiner recommends revising it to read (in part):

"A computer-readable storage medium comprising:..."

or

"An article of manufacture comprising:

a processor; and

30 an interrupt-assignor executed by the processor to assign interrupts..."

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

35

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

40

45

Claims 1 – 10, 12 – 19, and 21 – 30 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention. Claims 1 – 10, 12 – 19, and 21 – 30 recite one or more of the nodes being processorless and memoryless. Applicant's disclosure in paragraph 22 describes that other nodes may not include either processors or memory. For the purpose of applying prior art, Examiner will assume the claim reads "..."processorless or memoryless."

Application/Control Number: 10/644,133

Art Unit: 2111

Page 4

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claim 7 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 7 recites "...each of one or more of the nodes..." in lines 7 and 8. Examiner recommends deleting the phrase "each of" in both instances.

60

55

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

65

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

70

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

75

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

85

90

95

100

Claims 1 – 10, 12 – 19, and 21 – 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kiick (U.S. Pub. 2003/0200250) in view of Carpenter et al. (U.S. 6,148,361).

Regarding claim 1, Kiick teaches a method comprising at least one of:

Assigning interrupts for a plurality of input/output (I/O) devices among a plurality of nodes of a system based on at least one of: the nodes to which the I/O devices are connected; the nodes at which interrupt service routines for the I/O devices reside; and processors of the nodes for the nodes having processors, where one or more of the nodes have processors and memory (Paragraph 34 describes that interrupts should be assigned to the "closest" processors, and not across node boundaries. Examiner interprets this to mean the interrupts for the I/O devices should be assigned to nodes to which they are connected or to nodes where the ISRs for the said I/O devices reside.);

For each node of the system having processors, assigning the interrupts for the devices that are performance critical and that have been assigned to the node among the processors of the node in a round-robin manner (Examiner interprets all devices in the reference to be considered "performance critical"; Paragraph 26);

Dynamically modifying assignments of the interrupts among the nodes of the system based on actual performance characteristics of the assignments (Paragraphs 25, 28, 31);

For each node of the system having processors, dynamically modifying assignments of the interrupts that are performance critical and that have been assigned

105

110

115

120

to the node among the processors of the node based on actual performance characteristics of the assignments (Paragraphs 25, 28, 31).

Kiick fails to teach where one or more of the nodes are processorless or memoryless.

Carpenter et al. teach that it may be advantageous to expand system memory without increasing the processing resources of a NUMA system by adding a processorless node (column 12, lines 15 – 20).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to incorporate a processorless node as taught by Carpenter et al. into the system of Kiick for the purpose of increasing the system memory without increasing the processing resources. This would have been obvious in order to improve the storage capability of the system without also incurring the additional (and unnecessary) cost of an additional processor.

With regard to claim 2, Kiick teaches the method of claim 1, wherein assigning the interrupts for the plurality of I/O device among the plurality of nodes of the system comprises, for each I/O device:

Where the node (Figure 1, items 102A, 102B) to which the I/O device (Figure 1, items 110A, 110B) is connected has a cache (Paragraph 10), memory (Figure 1, items 108A, 108B), and at least one processor (Figure 1, items 106A, 106B), assigning the interrupt for the I/O device to the node to which the I/O device is connected;

125

Otherwise, where the node at which the interrupt service routine for the I/O device resides has memory and at least one processor, assigning the interrupt for the I/O device to the node at which the interrupt service routine for the I/O device resides (Paragraph 34 describes that interrupts should be assigned to the "closest" processors, and not across node boundaries. Examiner interprets this to mean the interrupts for the I/O devices should be assigned to nodes to which they are connected or to nodes where the ISRs for the said I/O devices reside.).

With regard to claim 3, Kiick describes the method of claim 2, wherein assigning the interrupts for the plurality of I/O devices among the plurality of nodes of the system further comprises, for each I/O device, otherwise, assigning the interrupt for the I/O device to one of the nodes having memory and at least one processor (Paragraph 23 describes each node containing memory (Figure 1, items 108A, 108B), and at least one processor (Figure 1, items 106A, 106B); paragraph 26).

With regard to claim 4, Kiick teaches the method of claim 1, wherein dynamically modifying the assignments of the interrupts among the nodes of the system comprises:

Measuring responsiveness of the node in processing the interrupt (paragraphs 27 – 30);

Kiick fails to explicitly teach assigning the interrupt to the node at which the interrupt service routine for the I/O device resides; measuring responsiveness of the node at which the interrupt service routine for the I/O device resides in processing the

interrupt; and where the responsiveness of the node to which the I/O device is connected is better than the responsiveness of the node at which the interrupt service routine for the I/O device resides, reassigning the interrupt to the node to which the I/O device is connected.

Kiick does, however, teach that the dynamic interrupt distributor should be aware of the system architecture, and re-assign interrupts to the "closest" processors (paragraph 34). Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to give preference in assigning interrupts to nodes at which the ISR for the device resides, or at which the I/O device itself resides, and then to re-assign interrupts accordingly to which configuration produced better performance as described in paragraphs 28 – 30).

155

145

150

With regard to claim 5, Kiick teaches the method of claim 4, wherein dynamically modifying the assignments of the interrupts among the nodes of the system comprises, for each assignment of an interrupt for an I/O device to a node, where the node is that at which the interrupt service routine for the I/O device resides:

160

165

Measuring responsiveness of the node in processing the interrupt (paragraphs 27-30);

Kiick fails to explicitly teach assigning the interrupt to the node to which the I/O device is connected; measuring responsiveness of the node to which the I/O device is connected in processing the interrupt; and where the responsiveness of the node at which the interrupt service routine for the I/O device is connected is better than the

responsiveness of the node to which the I/O device is connected, reassigning the interrupt to the node at which the interrupt service routine for the I/O device resides.

Kiick does, however, teach that the dynamic interrupt distributor should be aware of the system architecture, and re-assign interrupts to the "closest" processors (paragraph 34). Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to give preference in assigning interrupts to nodes at which the I/O device is connected, or at which the ISR for the /O device itself resides. and then to re-assign interrupts accordingly to which configuration produced better performance as described in paragraphs 28 – 30).

175

170

With regard to claim 6, Kiick teaches the method of claim 1, wherein for each node of the system, dynamically modifying the assignments of the interrupts that are performance critical and that have been assigned to the node among the process ors of the node comprises:

180

Measuring the responsiveness of the processors of the node in processing the interrupts assigned thereto (paragraphs 27, 28, 35);

Where a differential between a best responsiveness and a worst responsiveness is greater than a threshold (paragraph 28; where a threshold may be interpreted as a "large enough difference");

185

Reassigning at least one of the interrupts assigned to the processor having the worst responsiveness to the processor having the best responsiveness (paragraphs 27) -30,35).

195

200

205

With regard to claim 7, Kiick teaches a non-uniform memory access (NUMA)

190 system comprising:

A plurality of nodes (Figure 1, items 102A, 102B);

A plurality of input/output (I/O) devices, each I/O device connected to one of the plurality of nodes and having an interrupt (Figure 1, items 110A, 110B);

An interrupt-assignor responsive to the I/O devices and the nodes to assign the interrupt for each I/O device to one of the plurality of nodes in a performance-optimized manner (where an interrupt-assignor may be interpreted as a dynamic interrupt distributor; Figure 2, item 210; paragraphs 25, 28).

Kiick teaches a multiprocessor system that is tightly-coupled, and could have shared main memory, mass storage, and cache, and runs a single copy of an operating system (paragraph 7). These limitations define a NUMA system as evidenced by the definition fromt5 Whatis.com, and therefore, Kiick implicitly describes a NUMA system for use with his invention.

Kiick fails to teach where one or more of the nodes are processorless or memoryless.

Carpenter et al. teach that it may be advantageous to expand system memory without increasing the processing resources of a NUMA system by adding a processorless node (column 12, lines 15 – 20).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to incorporate a processorless node as taught by

Carpenter et al. into the system of Kiick for the purpose of increasing the system

memory without increasing the processing resources. This would have been obvious in

order to improve the storage capability of the system without also incurring the

additional (and unnecessary) cost of an additional processor.

215

220

210

With regard to claim 8, Kiick teaches the system of claim 7, wherein the memory

of each node that has memory is local to the node and remote to all other nodes (Figure

1, items 108A, 108B; paragraph 23 describes each domain having domain-specific

memory (where a domain may be interpreted as a node, as described earlier in

paragraph 23)), and the interrupt-assignor is to assign the interrupt for each I/O device

to one of the plurality of nodes that has memory and at least one processor (where an

interrupt-assignor may be interpreted as a dynamic interrupt distributor; Figure 2, item

210; paragraphs 25, 28; all nodes (items 102A, 102B are shown in Figure 1 to have

memory and at least one processor).

225

230

With regard to claim 9, Kiick teaches the system of claim 8, wherein at least one

of the I/O devices are performance critical, the interrupt-assignor further to assign the

interrupt for each I/O device that is performance critical among the at least one

processor of the node to which the interrupt has been assigned in a round-robin manner

(Examiner interprets all of the I/O devices of the invention of Kiick to be performance

critical, thereby necessitating the use of his invention to improve performance;

Paragraphs 25, 26, 28).

With regard to claim 10, Kiick describes the system of claim 7, wherein, for each node that has processors, the interrupt-assignment software is further to dynamically modify assignments of the interrupts that are performance critical among the at least one processor of the node based on actual performance characteristics of the assignments. Examiner believes Applicant meant to refer to "the interrupt-assignor" instead of "interrupt-assignment software." (Paragraphs 26, 28, 31).

240

235

With regard to claim 12, Kiick describes the system of claim 7, wherein the interrupt-assignor is further to dynamically modify assignments of the interrupts among the plurality of nodes based on actual performance characteristics of the assignments (Paragraphs 26, 28, 31).

245

250

Regarding claim 13, Kiick teaches wherein the interrupt-assignor (paragraph 34, where a interrupt-assignor may be interpreted as a dynamic interrupt distributor) is to give primary preference in assigning the interrupt for each I/O device to the node to which the I/O device is connected (paragraph 34, where a domain may be interpreted as a node) where the node to which the I/O device is connected has a cache (paragraph 10; Examiner interprets the processors within the processor complex (106A, 106B) as having on-chip cache), memory (Figure 1, items 108A, 108B), and at least one processor (Figure 1, items 106A, 106B).

Regarding claim 14, Kiick teaches wherein each I/O device further has an interrupt service routine residing at one of the plurality of nodes, and the interrupt-assignor (paragraph 34, where a interrupt-assignor may be interpreted as a dynamic interrupt distributor) is to give secondary preference in assigning the interrupt for each I/O device to the node at which the interrupt service routine of the I/O device resides (paragraphs 28, 34; Examiner notes that paragraph 28 identifies re-assigning interrupts to be equivalent to re-assigning ISRs) where the node at which the interrupt service routine of the I/O device resides has a cache (paragraph 10; Examiner interprets the processors within the processor complex (106A, 106B) as having on-chip cache), memory (Figure 1, items 108A, 108B), and at least one processor ((Figure 1, items 106A, 106B).

265

270

275

260

255

With regard to claim 15, Kiick describes the system of claim 7, wherein the interrupt-assignor resides within one of the plurality of nodes (where an interrupt-assignor may be interpreted as a dynamic interrupt distributor; Figure 2, item 210; paragraph 28 describes a predetermined processor in a domain (node) dedicated to run the interrupt-assignor).

With regard to claim 16, Kiick teaches an article of manufacture comprising:

A computer readable medium;

Means in the medium for assigning interrupts for a plurality of input/output (I/O) devices (paragraph 28 describes a dynamic interrupt distributor embodied as a program

280

285

290

295

module. Examiner identifies that a program module must be embodied on a computer readable medium in order to be useful, and therefore implicitly describes this limitation) among a plurality of nodes based on at least one factor selected from the set consisting of: the nodes to which the devices are connected, and the nodes at which interrupt service routines for the I/O devices reside (Paragraph 34 describes that interrupts should be assigned to the "closest" processors, and not across node boundaries. Examiner interprets this to mean the interrupts for the I/O devices should be assigned to nodes to which they are connected or to nodes where the ISRs for the said I/O devices reside.), where one or more of the nodes have processors and memory.

Kiick fails to teach where one or more of the nodes are processorless or memoryless.

Carpenter et al. teach that it may be advantageous to expand system memory without increasing the processing resources of a NUMA system by adding a processorless node (column 12, lines 15 – 20).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to incorporate a processorless node as taught by Carpenter et al. into the system of Kiick for the purpose of increasing the system memory without increasing the processing resources. This would have been obvious in order to improve the storage capability of the system without also incurring the additional (and unnecessary) cost of an additional processor.

300

305

310

315

With regard to claim 17, Kiick teaches the article of claim 16, wherein the means is for assigning the interrupts among the plurality of nodes further based on whether the nodes have processors and memories (Kiick describes assigning ISRs to processors which have associated memories; paragraph 14).

With regard to claim 18, Kiick describes the article of claim 16, wherein the means, for each node having processors, is further for assigning the interrupts for the devices that are performance critical and that have been assigned to the node among the processors of the node in a round-robin manner (Examiner interprets all of the I/O devices of the invention of Kiick to be performance critical, thereby necessitating the use of his invention to improve performance; Paragraphs 25, 26, 28).

With regard to claim 19, Kiick describes the article of claim 18, wherein the means, is further for dynamically modifying assignments of the interrupts among the nodes based on actual performance characteristics of the assignments, and, for each node having processors, for dynamically modifying assignments of the interrupts that are performance critical and that have been assigned to the node among the processors of the node based on actual performance characteristics of the assignments (paragraphs 25, 28, 31).

With regard to claim 21, teaches describes an article of manufacture comprising:

320

325

330

335

An interrupt-assignor (Figure 2, item 210; paragraph 28) to assign interrupts for a plurality of input/output (I/O) devices among a plurality of nodes based on at least one factor selected from the set consisting of:

The nodes to which the I/O devices are connected;

The nodes at which interrupt service routines for the I/O devices reside, where one or more of the nodes have processors and memory.

(Paragraph 34 describes that interrupts should be assigned to the "closest" processors, and not across node boundaries. Examiner interprets this to mean the interrupts for the I/O devices should be assigned to nodes to which they are connected or to nodes where the ISRs for the said I/O devices reside.).

Kiick fails to teach where one or more of the nodes are processorless or memoryless.

Carpenter et al. teach that it may be advantageous to expand system memory without increasing the processing resources of a NUMA system by adding a processorless node (column 12, lines 15 – 20).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to incorporate a processorless node as taught by Carpenter et al. into the system of Kiick for the purpose of increasing the system memory without increasing the processing resources. This would have been obvious in order to improve the storage capability of the system without also incurring the additional (and unnecessary) cost of an additional processor.

340

With regard to claim 22, Kiick teaches the article of claim 216, wherein the means is for assigning the interrupts among the plurality of nodes further based on whether the nodes have processors and memories (Kiick describes assigning ISRs to processors which have associated memories; paragraph 14).

345

With regard to claim 23, Kiick teaches the article of claim 21, wherein the interrupt-assignor is to assign, for each node, the interrupts for the devices that are performance critical and that have been assigned to the node among the processors of the node in a round-robin manner (where the interrupt-assignor may be interpreted as a dynamic interrupt distributor; Examiner interprets all of the I/O devices of the invention of Kiick to be performance critical, thereby necessitating the use of his invention to improve performance; Paragraphs 25, 26, 28).

355

360

350

With regard to claim 24, Kiick teaches the article of claim 23, wherein the interrupt-assignor is to dynamically modify assignments of the interrupts among the nodes based on actual performance characteristics of the assignments, and, for each node having processors, to dynamically modify assignments of the interrupts that are performance critical and that have been assigned to the node among the processors of the node based on actual performance characteristics of the assignments (where an interrupt-assignor may be interpreted as a dynamic interrupt distributor; paragraphs 25, 28, 31).

365

370

375

380

With regard to claim 25, Kiick teaches a method comprising:

Assigning interrupts for a plurality of input/output (I/O) devices among a plurality of nodes based on at least one factor selected from the set consisting of: the nodes to which the I/O devices are connected; and the nodes at which interrupt service routines for the I/O devices reside, where one or more of the nodes have processors and memory (Paragraph 34 describes that interrupts should be assigned to the "closest" processors, and not across node boundaries. Examiner interprets this to mean the interrupts for the I/O devices should be assigned to nodes to which they are connected or to nodes where the ISRs for the said I/O devices reside.);

For each node of the system, assigning the interrupts for the devices that are performance critical and that have been assigned to the node among the processors of the node in a round-robin manner (Examiner interprets all of the I/O devices of the invention of Kiick to be performance critical, thereby necessitating the use of his invention to improve performance; Paragraphs 25, 26, 28);

Dynamically modifying assignments of the interrupts among the nodes of the system based on actual performance characteristics of the assignments (paragraphs 25, 28, 31);

For each node of the system, dynamically modifying assignments of the interrupts that are performance critical and that have been assigned to the node among the processors of the node based on actual performance characteristics of the assignments (paragraphs 25, 28, 31).

Kiick fails to teach where one or more of the nodes are processorless or memoryless.

385

390

Carpenter et al. teach that it may be advantageous to expand system memory without increasing the processing resources of a NUMA system by adding a processorless node (column 12, lines 15 – 20).

Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to incorporate a processorless node as taught by Carpenter et al. into the system of Kiick for the purpose of increasing the system memory without increasing the processing resources. This would have been obvious in order to improve the storage capability of the system without also incurring the additional (and unnecessary) cost of an additional processor.

395

400

With regard to claim 26, Kiick teaches the method of claim 25, wherein assigning the interrupts for the plurality of I/O devices among the plurality of nodes of the system comprises, for each I/O device:

Where the node (Figure 1, items 102A, 102B) to which the I/O device (Figure 1, items 110A, 110B) is connected has a cache (Paragraph 10), memory (Figure 1, items 108A, 108B), and at least one processor (Figure 1, items 106A, 106B), assigning the interrupt for the I/O device to the node to which the I/O device is connected;

Otherwise, where the node at which the interrupt service routine for the I/O device resides has memory and at least one processor, assigning the interrupt for the I/O device to the node at which the interrupt service routine for the I/O device resides

405

420

425

(Paragraph 34 describes that interrupts should be assigned to the "closest" processors, and not across node boundaries. Examiner interprets this to mean the interrupts for the I/O devices should be assigned to nodes to which they are connected or to nodes where the ISRs for the said I/O devices reside.).

With regard to claim 27, Kiick teaches the method of claim 25, wherein assigning the interrupts for the plurality of I/O devices among the plurality of nodes of the NUMA system further comprises, for each I/O device, otherwise, assigning the interrupt for the I/O device to one of the nodes having memory and at least one processor (Paragraph 23 describes each node containing memory (Figure 1, items 108A, 108B), and at least one processor (Figure 1, items 106A, 106B); paragraph 26).

With regard to claim 28, Kiick teaches the method of claim 25, wherein dynamically modifying the assignments of the interrupts among the nodes of the system comprises:

Measuring responsiveness of the node in processing the interrupt (paragraphs 27-30);

Kiick fails to explicitly teach assigning the interrupt to the node at which the interrupt service routine for the I/O device resides; measuring responsiveness of the node at which the interrupt service routine for the I/O device resides in processing the interrupt; and where the responsiveness of the node to which the I/O device is connected is better than the responsiveness of the node at which the interrupt service

430

435

440

445

routine for the I/O device resides, reassigning the interrupt to the node to which the I/O device is connected.

Kiick does, however, teach that the dynamic interrupt distributor should be aware of the system architecture, and re-assign interrupts to the "closest" processors (paragraph 34). Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to give preference in assigning interrupts to nodes at which the ISR for the device resides, or at which the I/O device itself resides, and then to re-assign interrupts accordingly to which configuration produced better performance as described in paragraphs 28 – 30).

With regard to claim 29, Kiick teaches the method of claim 25, wherein dynamically modifying the assignments of the interrupts among the nodes of the system comprises, for each assignment of an interrupt for an I/O device to a node, where the node is that at which the interrupt service routine for the I/O device resides:

Measuring responsiveness of the node in processing the interrupt (paragraphs 27-30);

Kiick fails to explicitly teach assigning the interrupt to the node to which the I/O device is connected; measuring responsiveness of the node to which the I/O device is connected in processing the interrupt; and where the responsiveness of the node at which the interrupt service routine for the I/O device is connected is better than the responsiveness of the node to which the I/O device is connected, reassigning the interrupt to the node at which the interrupt service routine for the I/O device resides.

450

455

460

Kiick does, however, teach that the dynamic interrupt distributor should be aware of the system architecture, and re-assign interrupts to the "closest" processors (paragraph 34). Therefore, it would have been obvious to one of ordinary skill in this art at the time of invention by Applicant to give preference in assigning interrupts to nodes at which the I/O device is connected, or at which the ISR for the /O device itself resides, and then to re-assign interrupts accordingly to which configuration produced better performance as described in paragraphs 28 – 30).

With regard to claim 30, Kiick teaches the method of claim 25, wherein for each node of the system having memory, dynamically modifying the assignments of the interrupts that are performance critical and that have been assigned to the node among the process ors of the node comprises:

Measuring the responsiveness of the processors of the node in processing the interrupts assigned thereto (paragraphs 27, 28, 35);

Where a differential between a best responsiveness and a worst responsiveness is greater than a threshold (paragraph 28; where a threshold may be interpreted as a "large enough difference");

Reassigning at least one of the interrupts assigned to the processor having the worst responsiveness to the processor having the best responsiveness (paragraphs 27 – 30, 35).

465

Application/Control Number: 10/644,133

Art Unit: 2111

475

480

485

Page 23

Applicant's arguments, filed 11/2/2006, with respect to the rejection(s) of claim(s) 1 - 30 under 35 USC 103 have been fully considered and are persuasive. Therefore, the rejection has been withdrawn. However, upon further consideration, a new ground(s) of rejection is made in view of Kiick in view of Carpenter et al.

Regarding Applicant's argument that Neal does not show memoryless and processorless nodes, Examiner agrees, and the rejection in view of Neal is withdrawn.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Matthew D. Spittle whose telephone number is (571) 272-2467. The examiner can normally be reached on Monday - Friday, 8 - 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark Rinehart can be reached on 571-272-3632. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

495

MDS

MARK H. RINEHART
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100